This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

B2 esp@cenet - Document Viewer Navigation



TW459242 Bblo







Method for decreasing power consumption of semiconductor memory circuit and its semiconductor memory circuit

Patent Number:

TW459242

Publication date:

2001-10-11

inventor(s):

JUNG BING-WEN (TW)

Applicant(s):

MEGAWIN TECHNOLOGY CO LTD (TW)

Requested Patent TW459242

Application Number: TW20000100396 20000112

Priority Number(s): TW20000100396 20000112

IPC Classification: G11C5/14

EC Classification:

Equivalents:

Abstract

The present invention relates to a kind of method for decreasing power consumption of semiconductor memory circuit and its circuit. When data is read out from the semiconductor memory, once the readout address is sent to the address line, the word line is started up. And, data in the memory cell array is sent to a sensing amplifier from the bit line and is outputted. On the contrary, when data is written in, once the write-in address is sent to the address line, the same word line is started up and data to be written in is written into the memory cell array from the bit line. For the method of decreasing power consumption, when the read-out action is performed, the sensing amplifier is closed after the read-out address is sent to the address line for a predetermined time; and, when performing the write-in action, the word line is closed after the write-in address is sent to the address line for a predetermined time. Therefore, the main feature of this invention is that the time parameter is automatically predetermined to evaluate the required time for completing the action of read-out or write-in so as to decrease the unnecessary power consumption.

Data supplied from the esp@cenet database - 12

BEST AVAILABLE COPY

911 36565 附件

JUN-28-2004 MON 18:36

中華民國專利公報 [19] [12]

[11]公告編號: 459242

10月11日 [44]中華民国 90年 (2001)

聲明

全 5 頁

[51] Int.Cl 06: G11C5/14

符: 滅低半導體記憶體電路功率消耗之方法及其半導體記憶體電路 1541名

[21]申請案號: 089100396

[22]申請日期:中華民國 89年 (2000) 01月12日

FAX NO. 886227316377

[72]發明人:

望妍文

新竹縣竹東鎮中漢路二段三七八卷十二號四樓

[71]申請人:

笙泉科技股份有限公司

新竹市食品路六十七號三樓

[74]代理人: 林火泉 先生

1

- [57]申請專利範圍: 1.一種滅低半導體記憶體電路功率消耗 之方法,該半導體記憶體電路包括記 憶胞親接字元線及位元線,一位址線 經一解碼器賴接至該字元線,在最出 杳料時,一讀出位址送進該位址線, 該字元線被開啟,該記憶胞內的資料 經由該位元錄送至一感測放大器輸 出,該滅低功率消耗的方法保在該國 (出)位址送進該位址線經過一讀出時間 後,將該感測放大器關閉,其中該證 出時間係佔質自該設出位址送進該位 址線至該感謝放大器輸出資料所需製 的時間·
- 2.如申請專利範圍第1項所述之方法,其 中該感測放大器關阳後,緊接著關閉 数字元線・
- 3.如申請專利範圍第1項所述之方法,其 中係利用一計時堂路無接一控制電路 控制該字元稳與該感測放大器關閉, 當該護出位址送進該位址錄時,該計

2

- 時電路開始計時·經過該體出時間 後,驅便該控制電路將該感謝放大器 期間・
- 4.一程減低半導體記憶體電路功率消耗 之方法,該半導體記憶體電路包括記 5. 憶胞親接字元線及位元線,一位址線 經一解碼器賴接至該字元線,在寫入 資料時・一點入位址送該位址線・該 字元線被開啟,欲將入的資料由該位 元線寫入該記憶胞・該減低功率消耗 10. 的方法係在該寫入位址送進該位址線 經過一篇入時間後<u>· 將該字元線關</u> 閉,其中該將入時間係估算且該寫入 位址送進該位址線至該飲寫入的資料 寫入該記憶胞所需要的時間· 15.
 - 5.如申請專利範圍第4項所述之方法、共 中保利用一計時電路網接一控制電路 控制該字元線陽閉・當該寫入位址送 進該位址線時,設計時電路開始計 時·經過該寫入時間後·趨便該控制

(2)

10.

15.

20.

3

電路將該字元線關閉・

- 6. 一種低功率消耗之半導體記憶體電 路,包括:
 - 一記憶胞,用以儲存資料:
 - 一字元線,稱接至該記憶胞,在該半 導體記憶體電路進行讀出動作時為開 啟應:
 - 一位址線,經一解碼器網接至該字元線,在進行體出動作時,一讀出位址 送進該位址線;
 - 一位元線, 科接該記憶胞, 提供輸出 該記憶胞內儲存之資料:
 - 一感源放大器,精接該位元線,<u>用以</u> 將該位元線傳來的信號放<u>大</u>:
 - 一計時電路,自該額出位址送進該位 址線經過一預設的額出時間,送出一 失能信號,該題出時間係估算自該實 出位址送進該位址線至該感測放大器 輸出資料所需要的時間:以及
 - 一控制電路,網接該計時電路與該感 潮放大器,該控制電路接收該失能信 號,便關閉該感測放大器。
- 7.如申請專利範圍第6項所述之半導體記憶體電路,其中該該控制電路更稱接該字元線,該控制電路關閉該感測放大器後,緊接著關閉該字元線。
- 8. 一種低功率消耗之半導體記憶體電 路,包括:

4

- 一記憶胞,用以儲存資料;
- 一字元線,親接至該記憶胞,在該半 導體記憶體電路進行寫入動作時為開 啟態:
- 一位址線,經一解碼器構接至該字元線,在進行寫入動作時,一寫入位址 送進該位址線;
 - 一位元線,精接該記憶胞·提供資料 寫入該記憶胞;
 - 一計時電路,自該寫入位址送進該位 址線經過一預設的寫入時間,送出一 失能信號,該寫入時間係估算自該寫 入位址送進該位址線至該資料寫入該 記憶胞所需要的時間;以及
 - 一控制電路,精接該計時電路與該字 元線,該控制電路接收該失能信號, 便關閉該字元線。


圈式簡單說明:


第一副提供一習用 半導體記憶體電 路之示意圖。


第二國 A 及第二圖 B 提供習知技術 中半導體記憶體電路在進行證出及寫入 動作時,其內部借號的時序圖。


第三圖提供一實施例,輔以說明本 25. 發明之技術特點。

第四圖 A 及第四圖 B 藉由電路信號 的時序題,說明本發明的技術特點。 (3)











第三圖

JUN-28-2004 MON 18:38

(5)

FAX NO. 886227316377







(ENGLISH TRANSLATION)

FIRST OFFICE ACTION

Date of Receipt: June 17, 2004

RECEIVED

1. APPLICATION NO.: 91136565

2. TITLE: Power reduction in a memory bus interface

JUL 0 8 2004

3. APPLICANTS: Intel Corporation

ADDRESS: U.S.A.

ATTORNEY: Patrick I. C. Yun/William W. L. Chen

Technology Center 2100

5. FILING DATE: December 18, 2002

6. PRIORITY DATA: U.S. application serial no. 10/038,960 filed 2002/01/02

7. CONTENTS OF ACTION:

SUBJECT

The invention in this application shall not be granted an Invention Patent on the basis of the provisions in Article 20.2 of the Patent Law.

REASONS

- 1. The invention in this patent application entitled, "Power reduction in a memory bus interface," relates to a technique which includes amplifying data signals from a memory bus interface (16). The amplified data signals are sampled, and the amplifying function of the amplifier is selectively turned off within certain selected period. That is, the amplification may be selectively enabled in response to the beginning of the predetermined operation over the memory bus.
- 2. This invention, by means of certain logic gate control circuit, turns off the amplifying action of the amplifier in response to the absence of a predetermined operation occurring over the memory bus, and has reduced the electrical power consumed by the amplifier circuit. It is noted that, from among the relevant local and foreign references prior to the filing date of this invention, Taiwanese patent publication no. 459242 (see attached cited reference), which was published October 11, 2001, has disclosed the above-described technique. The present invention made an adaptation within a similar or closely related technical field but failed to produce any outstanding feature or a distinct improvement. Therefore, such an adaptation is regarded to be easily achievable by one skilled in the art. This invention made substitution and variation in the arrangement and combination of the constituted elements of the cited reference but failed to produce any outstanding feature or a distinct improvement. Therefore, this invention utilizes technology or knowledge in existence prior to its filing and can be easily accomplished by those skilled in the art and, hence, this invention is devoid of inventive step.

In view of the aforesaid, the invention in this application is in contravention of the provisions in Article 20.2 of the Patent Law and accordingly shall not be granted an Invention Patent.

Sealed By Lian-Sheng Tsai Director

NOTE: If dissatisfied with this Office Action, the Applicant may file a request for reexamination along with a Response within thirty (30) days of the day following the date of receipt of this Office Action.